Higher electron-hole mobility in CMOS transistors is achieved with bi-axial tensile strain applied along the channel. This strain is introduced in the Si channel by depositing a Si epi-layer on a relaxed SiGe buffer layer. For sub-65nm design rules, higher electronhole mobility materials offer a promising alternative to scaling by improving the power requirement and circuit speed of CMOS technology with the same physical dimensions.
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Several factors that impact the growth of high-quality strained Si/SiGe hetro-structures can be measured using X-ray Reflectivity (XRR) [2] . For example, nonuniformity in thickness and composition of SiGe films which directly relate to spatial strain distribution [1, 4, 5] , and Si/SiGe interface quality (roughness and cleanliness) which directly impacts dislocation densities contributing to current leakage sites, strain relaxation and Ge diffusion into the epitaxial Si. This paper will discuss non-destructive, non-contact XRR based characterization of a pre-clean process for the surface preparation prior to the epitaxial process. This pre-clean process involves three steps -etch, oxide-strip, and RCA clean. XRR measurement is able to characterize various steps of the pre-clean process since unique signatures for each step are obtained. In addition, post-clean, post SiGe deposition, and XRR data confirms the absence of an interface under the SiGe layer. TEM measurements agree with XRR results. In addition, XRR is able to successfully characterize the thickness of the Si/SiGe stack as well as the density of the SiGe [3] film. 
